Name: ISSI IS43R16320D-6TL
Brand: ISSI
SKU: 870-IS43R16320D-6TL
Price: 81.46 HKD
Availability: InStock

說明：

DRAM 512M (32Mx16) 166MHz 2.5v DDR SDRAM

Pricing (HKD)

數量	單價	總價
	HK$81.46	HK$81.46
	HK$75.71	HK$757.10
	HK$73.40	HK$1,835.00
	HK$71.68	HK$3,584.00
	HK$69.95	HK$7,554.60

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

商品屬性	屬性值	選擇屬性
製造商:	ISSI
產品類型:	DRAM
RoHS:
類型:	SDRAM - DDR
存儲容量:	512 Mbit
數據匯流排寬度:	16 bit
最高時鐘頻率:	166 MHz
封裝/外殼:	TSOP-II-66
組織:	32 M x 16
存取時間:	6 ns
電源電壓 - 最小值:	2.3 V
電源電壓 - 最大值:	2.7 V
最低工作溫度:	0 C
最高工作溫度:	+ 70 C
系列:	IS43R16320D
封裝:	Tray
品牌:	ISSI
組裝國家:	Not Available
擴散國:	Not Available
原產國:	CN
濕度敏感:	Yes
安裝風格:	SMD/SMT
產品類型:	DRAM
原廠包裝數量:	108
子類別:	Memory & Data Storage
電源電流 - 最大值:	370 mA
每件重量:	556 mg

找到產品:

若要顯示類似商品，請選取至少一個核選方塊

至少選中以上一個核取方塊以顯示在此類別中類似的產品。

所選屬性: 0

篩選文檔:

規格書

IS43R16320D-6TL 規格書 (PDF)

此功能需要啟用JavaScript。

CNHTS:: 8542319090
USHTS:: 8542320028
JPHTS:: 8542320216
KRHTS:: 8542321010
MXHTS:: 8542320299
ECCN:: EAR99

DDR SDRAM

ISSI 512-Mbit DDR SDRAM achieves high-speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 536,870,912-bit memory array is internally organized as four banks of 128Mb to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence, and CAS latency enable further advantages. The device is available in 8-bit, 16-bit, and 32-bit data word sizes. Input data is registered on the I/O pins on both edges of Data Strobe signal(s), while output data is referenced to both edges of Data Strobe and both edges of CLK. ISSI 512-Mbit DDR SDRAM commands are registered on the positive edges of CLK.

IS43R32800D 8Mx32 256-Mbit DDR SDRAM

ISSI IS43R32800D 8Mx32 256-Mbit DDR SDRAM achieves high-speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 268,435,456-bit memory array is internally organized as four banks of 64MB to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence, and CAS latency enable further advantages.